Abstract. The semiconductor device has been widely used in electromechanical products. Electrostatic discharge damage is an important reason for the failure of semiconductor devices, so the electrostatic discharge damage failure analysis plays an important role in determining the reasons for the failure of semiconductor devices and making rectification and improvement measures. Through collecting and analyzing cases of electrostatic discharge failure analysis, the main technology of electrostatic discharge failure analysis and the methods of analyzing electrostatic discharge damage are summarized. The suggestion of electrostatic discharge damage failure analysis is also given.
Introduction
The semiconductor device has been widely used in electromechanical products. Electrostatic charge is a relatively stable charge on the surface of an object, when different electrostatic potential (potential difference) close to or contact each other, the electrostatic charge will transfer [1] . Semiconductor devices are likely to affected by the electrostatic discharge in all aspects of the production, packing, transportation, storage, and using. Statistics show that in the failure mode distribution of silicon integrated circuit, the failure caused by the ESD(Electro-Static Discharge) accounted for 10%, caused by the EOS(Electrical Over Stress)/ESD failure ratio of nearly 50%, taking into account the EOS failure is likely due to ESD, ESD caused by the failure ratio should exceed 10% [2] , so the electrostatic discharge of semiconductor devices is an important failure cause of semiconductor devices failure, electrostatic discharge damage failure analysis play an important role in determining the failure reason of semiconductor devices and developing improvement measures.
Difficulties in Failure Analysis
At present, the main locating technology of electrostatic discharge damage of semiconductor devices is the same as the other failure mode of semiconductor devices, including electrical test, X-ray microscopic analysis, infrared thermography location analysis, magnetic microscopic analysis, optical microscopic observation, scanning electron microscopy, optical radiation microscopic analysis, FIB(focused ion beam) analysis technology, delamination & peeling technology and so on [3] .
When the semiconductor device suffers the electrostatic discharge damage, the failure mechanism of the semiconductor device can be summed up in two ways: the first is dielectric breakdown due to high voltage and high electric field, the other is local or whole overheating due to high current caused by electrostatic discharge. They may cause dielectric breakdown of the gate oxide layer, dielectric breakdown of the metal interlayer, dielectric breakdown of the polysilicon, field dielectric layer breakdown, PN junction over current damage and metal wire burning [4, 5] . Electrostatic discharge damage failure mechanism is the same as the failure mechanism of the EOS, so the electrostatic discharge damage and EOS damage has a certain similarity. How to determine the damage of semiconductor devices is caused by electrostatic discharge, rather than EOS. So the cases study on the semiconductor electrostatic discharge damage analysis is necessary.
In this paper, the electrostatic discharge damage failure analysis method and the method of analyzing the electrostatic discharge damage are summarized by collecting the typical cases of electrostatic discharge damage failure analysis, and some suggestions are put forward for the failure analysis of electrostatic discharge damage.
Method Based on Morphology
Case 1: A metal seal IC in the assembly and commissioning found that the output to the ground impedance significantly reduced from the MΩ level down to KΩ level. According to the failure analysis procedures, the non-destructive analysis was carried out and then the destructive analysis was carried out. There are no obvious abnormal appearance was observed by optical microscopy, and the X-ray observation showed no obvious abnormal characteristics. The I-V characteristics of the two failed samples were compared. It was found that the Pin5-Pin1 I-V characteristics of the samples were significantly different. The test also showed that the output to the ground impedance of the sample was kΩ level, which was consistent with the failure phenomenon. No abnormal character was observed by optical microscopy after opening the sample. When observed by the scanning electron microscopy (SEM), the metallization of the input capacitance showed a molten morphology, and the dielectric layer was melted. It exhibited an appearance of voltage breakdown (refer with: Fig. 1, Fig. 2 , Fig.3, Fig.4 ) . From observing the observation of the morphology, the breakdown point is small, low energy which indicates the electrostatic discharge damage energy is not very large, so that we can think that the sample was failure due to electrostatic discharge. 
Positon of The Breakdown Point
Case 2: A chip capacitance was observed and found no abnormal characteristics by the optical microscope. The sample I-V curve test found that the capacitor was resistive. When remove the gold layer of the sample surface's electrode, and observe the morphology of internal dielectric layer, we found a breakdown point in the capacitor dielectric layer. The breakdown point was regular shape and small, which is the typical electrostatic discharge breakdown morphology. In the above cases, the method of locating failure points mainly includes optical microscopy, electrical test, X-ray microscopic analysis and scanning electron microscopy. Since the sample chip is small, it can be directly observed the point of failure by scanning electron microscopy after opening. For complex and larger chips, other failure analysis techniques are required, such as optical radiation microscopic analysis. In addition to determine if the cause of failure is electrostatic discharge damage, the method is mainly based on its morphological characteristics. The electrostatic energy is small, so the chip breakdown point is often small and the breakdown point area is usually in the um level. The semiconductor device damaged by EOS due to larger energy often shows the characteristic that the chip is breakdown or the melting area of the metallization is large. So it is feasible to determine whether the damage point was caused by the electrostatic discharge through the morphology of damage point. 
Method Based on Electrostatic Testing
Case 1: a power tube which has metal tube seat and ceramic cap sealed with glue had found the gate leakage resistance becomes small close to short, and the power tube didn't do any test before it was installed. The I-V characteristic test of the failed samples was carried out by means of a transistor characteristics curve trace. It was found that the gate drain junction and the gate source junction of the failed sample had abnormal junction characteristics. It was observed and founded no obvious abnormal features by X-ray and optical microscopic observation. The samples chip emitted light when it was observed by light emission microscopy (refer with: Fig.8, Fig.9 ). Removed the passivation layer and the metallization layer by delamination stripping technology, a significant over electric breakdown point was observed in the active region of the chip by electron scanning microscope, and the position of the breakdown point is consistent with the light point which observed by light emission microscopy(refer with: Fig.10, Fig.11, Fig.12 ). However, it is not certain that the damage point was caused by electrostatic discharge judging from the appearance, so the electrostatic testing (human body model) is performed using unused samples. After the test, it was found that the gate source was breakdown occurred when the test voltage of the sample was added to 150V, indicating that the antistatic ability of the sample was poor. Therefore, it can be determined that the internal MOS tube of the sample was breakdown due to the electrostatic discharge. Case 2: a MOS driver chip was failure in an IGBT driver board. The samples showed no obvious abnormalities when inspected by optical microscope and the X-ray. After the sample was de-capped, removing the surface passivation layer and the metallized layer, a visible breakdown point was observed by optical microscope. Then the electrostatic testing (human body model) is performed using unused samples in different lots. The results show that the electrostatic breakdown voltage of the product is change from 1KV to 4.5KV, and the electrostatic breakdown voltage of the product has poor consistency. The unused samples failed at 1KV in some lots of the product which lower than the sample's spec value (2KV). Removing the passivation layer and the metallization layer of the failure sample in electrostatic testing, the damage point morphology was similar to the sample which failed in field (refer with: Fig.13, Fig.14, Fig.15, Fig.16 ). The main failure analysis methods used in the above case include optical microscopic analysis, electrical test, X-ray microscopic analysis, scanning electron microscopy, optical radiation microscopic analysis, electrostatic discharge testing. As the damage point morphology can't be directly decide if it is caused by the electrostatic discharge, it is necessary to do the electrostatic testing in order to know the degree of the anti-static sensitivity of the sample. The morphology of the failure point of the sample in electrostatic discharge test and which in field were compared to determine whether the chip damage caused by electrostatic discharge.
Summary
The failure positioning technology about electrostatic discharge damage in semiconductor devices is basically same as other failure mode, the difficulty is how to distinguish the damage is not due to EOS. Although it is likely to determine by the damage morphology to judge if the sample was failure due to electrostatic discharge, when the ESD energy is high, ESD damage morphology may also be similar to the EOS damage, so the electrostatic testing is needed. The method of analysis based on morphology is often dependent on the experience of failure analysis engineers, and the method based on electrostatic testing is more direct from the degree of the device's antistatic and contrast with the electrostatic discharge damage morphology. Of course, in the process of electrostatic discharge damage failure analysis of the device also need to investigate the production, storage, transportation and other processes of the product, and decide whether the device has the possibility of electrostatic discharge damage.
